



Enabling Hardware Randomization Across the Cache Hierarchy in Linux-Class Processors

Max Doblas¹, Ioannis-Vatistas Kostalabros¹, Miquel Moretó¹ and Carles Hernández²

¹Computer Sciences - Runtime Aware Architecture, Barcelona Supercomputing Center { max.doblas, vatistas.kostalabros, miquel.moreto } @bsc.es

²Department of Computing Engineering, Universitat Politècnica de València carherlu@upv.es

Introduction

- Cache-based side channel attacks are a serious concern in many computing domains
- Existing randomizing proposals can not deal with virtual memory
 - The majority of the state-of-the-art is focussing at the LLCs
- Our proposal enables randomizing the whole cache hierarchy of a Linux-capable RISC-V processor









4 sets, 2 way associative cache





Prime+Probe Example

1. Calibration



4 sets, 2 way associative cache





Prime+Probe Example

- 1. Calibration
- 2. Prime (precondition)



4 sets, 2 way associative cache





Prime+Probe Example

- 1. Calibration
- 2. Prime (precondition)
- 3. Wait(execution of the victim)



4 sets, 2 way associative cache





Prime+Probe Example

- 1. Calibration
- 2. Prime (precondition)
- 3. Wait(execution of the victim)
- 4. Probe (detection)

State of the art

Cache-layout randomization schemes

- Parametric functions that randomize the mapping of a block inside the cache
 - Use a key-value to change the hashing applied to the address
 - At every key change a new calibration has to be performed
 - Protection is provided by modifying the key frequently
- It can be used in single or multiple security domains



State of the art



- (a) Some solutions use an Encryption-Decryption scheme
 - Introduces latency -> Potential high impact in cache latency
 - Improves design simplicity by not altering the cache structure



State of the art



- (b) Randomization function produces the cache-set's index
 - Latency can be partially hidden-> feasible for first level caches
 - Needs to increase the Tags to recover block address
 - Extra mechanism is needed to enable the virtual memory



Randomization Functions Quality

- Randomization functions need to balance security performance trade-off
- CEASER's LLBC
 - Inherent linearity deems it useless for SCA thwarting [1]
- Balance time randomized functions examples [2]:
 - a) Hash Function
 - b) Random mopdulo

[1] R. Bodduna, V. Ganesan, P. Slpsk, C. Rebeiro, and V. Kamakoti. Brutus: Refuting the security claims of the cache timing randomization coun- termeasure proposed in ceaser. IEEE Computer Architecture Letters, 2020.

[2]D. Trilla, C. Hernández, J. Abella, and F. J. Cazorla. Cache side-channel attacks and time-predictability in high-performance critical real-time systems. In DAC, pages 98:1–98:6, 2018.





Skewed Caches



- Enhances the security of the cache
 - It is more difficult to calibrate an attack
 - $\circ~$ Increases the resources used by multiplying the number of

randomization functions.



- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT

Page Table A

Virtual Addr	Physical Addr
0x0000	0x3000

Page Table B

Virtual Addr	Physical Addr
0x1000	0x3000



- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT

Process A: sb X -> 0x0001



Page Table A

Virtual Addr	Physical Addr
0x0000	0x3000

Page Table B

Virtual Addr	Physical Addr
0x1000	0x3000

Process B: Id 0x1001 -> r1



- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT

Proc A: sd X -> 0x0001



Page Table A

Virtual Addr	Physical Addr
0x0000	0x3000

Page Table B

Virtual Addr	Physical Addr
0x1000	0x3000

- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT

Page Table A

Virtual Addr	Physical Addr
0x0000	0x3000

Page Table B

Virtual Addr	Physical Addr
0x1000	0x3000

Proc A: sd X -> 0x0001 Proc B: ld 0x1001 -> r1



- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT

Page Table A

Virtual Addr	Physical Addr
0x0000	0x3000

Page Table B

Virtual Addr	Physical Addr
0x1000	0x3000

Proc A: sd X -> 0x0001 Proc B: ld 0x1001 -> r1

CPU Virtual Address Barcelona Supercomputing Centro Nacional de Supercomputación CPU Virtual Address Supercomputación CPU Virtual Address Supercomputación Miss Coherency protocol access to addr 0x3001



17

Proposal



- Adds supports the coherence protocol in finding any valid block.
 - Even after a key or a page-table's translation modification.
- Every cache, keeps track of the valid blocks in the lower level cache.
 - This tracking is done by storing the last random index used by the lower level cache for every valid block.



- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT

Page Table A

Virtual Addr	Physical Addr
0x0000	0x3000

Page Table B

Virtual Addr	Physical Addr
0x1000	0x3000

Proc A: sd X -> 0x0001 Proc B: ld 0x1001 -> r1



- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT



Virtual Addr	Physical Addr	
0x0000	0x3000	

Page Table B

Virtual Addr	Physical Addr	
0x1000	0x3000	

Proc A: sd X -> 0x0001 Proc B: ld 0x1001 -> r1

Coherency protocol access to addr 0x3001





- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT
- Coherency protocol invalidating addr 0x3001

Coherency protocol provides X



Page Table A

Virtual Addr	Physical Addr	
0x0000	0x3000	

Page Table B

Virtual Addr	Physical Addr	
0x1000	0x3000	

- Two processes A and B
 - Two different Page Tables
 - Shares data on 0x3000
 - First level caches are VIPT

Coherency protocol invalidating addr 0x3004

Coherency protocol provides X

Page Table A

Virtual Addr	Physical Addr	
0x0000	0x3000	

Page Table B

Virtual Addr	Physical Addr	
0x1000	0x3000	

Proc B: Id 0x1001 -> r1





Example of a Three Level Cache Hierarchy





Implementation on a RISC-V Core

We have implemented this mechanism in the lowRISC SoC.

- There are two different randomizers on the first level cache .
 Hash function and Random modulo.
- L2 incorporates the directory which track the L1 Blocks .
- Both caches have been augmented with tag array extensions to handle collisions produced by the randomizers.
- The Coherency protocol has been modified.
 - $\circ~$ Able to issue probe requests using the random index stored.



Performance Evaluation

- We used the non-floating point benchmarks from the EEMBC suite.
 - 1000 iterations with 1000 different randomized keys.
- The hash function version has a very small impact on performance.
 - Other configurations increase the performance in this benchmarks.



Security Evaluation

- NIST STS testing proves uniform set distribution.
- Non-linear randomization function.
 - Thwarts linear cryptanalysis attacks.
- Security vulnerability analysis based on the cost of attack calibration

Processor	L1	L1 (skewed)	L2	L2(skewed)
Rocket	4288	68608	35456	2269184
Neoverse	17152	274432	2269184	18153472
Skylake	17728	1134592	67584	1081344

Number of attacker accesses to build eviction set



Resources Evaluation

FPGA resources utilization for different configurations of the caches

		LUTs	FF	CLAs
	Baseline	3249	2514	82
L1	HF	4587 (+41.2%)	2598 (+3.3%)	87 (+6.1%)
	RM	3553 (+6.0%)	2598 (+3.3%)	87 (+6.1%)
	HF Skewed	7862 (+142.0%)	2676 (+6.4%)	87 (+6.1%)
	RM Skewed	3718 (+14.4%)	2676 (+6.4%)	87 (+6.1%)
	Baseline	11047	3778	85
L2	Others	13607 (23.2%)	3999 (+5.8%)	93 (+9.4%)
	Baseline	15301	7636	199
Total	HF	19199 (+25.5%)	7941 (+4.0%)	212 (+6.5%)
	RM	18055 (+18.0%)	7941 (+4.0%)	212 (+6.5%)
	HF Skewed	22474 (+46.9%)	8019 (+5.0%)	212 (+6.5%)
	RM Skewed	18330 (+25.5%)	8019 (+5.0%)	212 (+6.5%)

• The HF has a higher cost.

 In the RM case, randomization module consumes very few resources.



Conclusions

- Novel randomization mechanism for the whole cache hierarchy.
- Enables the use of virtual and physical addresses.
- Maintains cache coherency.
- Has a small impact on performance and consumed resources.
- We achieved integration into a RISC-V processor capable to boot Linux.
- Achieved increased security against cache-based side-channel attacks.



Future work

- Analyze implications and implementation of more complex coherence protocols.
- Implement our proposal in a complex processor design.
- Enable the utilization of multiple security domains.





Barcelona Supercomputing Center Centro Nacional de Supercomputación



Thank you

max.doblas@bsc.es